Figure 1: Conformal Polymer Layer(s) on Substrate/Conductors/Previous Layers (Ground metallization over conformal coating is optional)




Figure: After deposition of gapfilling polymer and CMP (Conformal polymer may now be deposited again for next layer)

16 10 24 16 29

14 10 £ 2A




Figure 1: a) Circuit on substrate with Conformal Polymer Layer(s) on Substrate/Conductors/Previous Layers.
b) Masking can be used to make polymer layer discontinuous from conductor to conductor.








Figure 2: Organic or Inorganic gap filling layer is provided. This layer may be continuous or discontinuous (foam or full of voids/cracks. Previous conformal layer serves as adhesion promoter, and diffusion barrier.
















Figure 3: Following Thermal Treatment (e.g., autoclave or lamination). Possible Voids may be retained in thermoplastic region.




Figure 4: Following a planarization step, another conformal polymer layer is deposited upon which fuurther circuit buildup may take place. An optional ground layer may be deposited prior to second layer buildup for dimensional stability and/or electrical performance.






Figure 1: a) Conformal Polymer Layer(s) on Substrate/Conductors/Previous Layers




Figure 2: Application of Composite Low Dielectric Constant Polymer Particulates within another planarizing Low Dielectric Constant Polymer. Particulates may be co-sprayed with the fluid, pressed into fluid or the fluid may be spun on lightly compressed (and/or partially sintered) particulates. Alternatively the particulates may be precipitated out of solution. After Curing an additional CMP step may be performed.





Figure 3: Another conformal polymer layer is optionally deposited upon which further circuit buildup may take place. An optional ground layer may be deposited prior to second layer buildup for dimensional stability and/or electrical performance.






Figure 2: Thermoplastic Low Dielectric Constant Polymer Film is placed on top of circuitry.

Thermoplastic Film

16

Fig 26

Figure 3:

Thermal Application of Thermoplastic Low Dielectric Constant Polymer Film. Film may be laminated or autoclaved. Another conformal polymer layer is optionally deposited upon which further circuit buildup may take place. Another option is to combine a planarizing layer deposited over the surface to facilitate CMP. An optional ground layer may be deposited prior to second layer buildup for dimensional stability and/or electrical performance.








Figure 4: Shown with the optional planarizing layer and subsequent build up of successive layer.










A CONTROL OF THE PARTY OF THE P







F16.37








FIG. 45



+16. 46











FIG. 49


















57 C









(or high leakage) to the substrate. M2 is copper. Mask design opens resists over the entire M2 capacitor pads, or only the trace leading to the pad. Breaking the capacitor into many small capacitors allows the isolation (de-plating) of detects without large reductions in capacitiance Use a de-plating process to remove M2 pads connected to defective capacitors with shorts Process:

- process completed thru Metal 2.

- spin resist

- de-plate (MASK 6)


- de-plate defective capacitors

Mask design opens resists over all M2 capacitor pads
Place wafer in plating fixture and put in plating solution. The plating bias is
the reverse that used to plate copper, negative voltage to back of wafer and
positive voltage to solution. Plating solution can be copper sulfate, sulfuric
acid, and additives. Contact to the back of the wafer can be from theronfside;
M2 pads to metal 1 to the silicon.

with resist on, follow deplate with short Cu etch to remove residue. The adhesion layer etch, to remove any exposed adhesion layer.

wet etch

- strip resist




Semiconuctor process:


- nitride deposition
- field oxide (MASK 1) nitride etch, field oxidation(1um), nitride stripe, gate oxidation(10nm) contact mask (MASK 2)


 - oxide etch, polysilicon deposit, metal deposit
 metal 1 mask (MASK 3)
- aluminum etch, polysicon etch, passivation deposition
 - pad mask (MASK 4)
- passivation etch, TiCu deposition metal 2 mask (MASK 5)
 - - M2 pattern
- de-plate (MASK 6)
- de-plate defective capacitors
 - polyimide coat

F1867



F1968






Support Substrate Attachment Process - dice wafer to size

- tack adhesive to ceramic substrate with thru vias, use ceramic thru vias as laser mask to remove adhesive
 laminate ceramic to wafer
 screen SnAg paste into via holes, place SnAg solder balls to increase volume
 reflow solder

Alternate application:

-336 B 38 B -340 HBE -368 Active silicon substrate with CPU die mounted over CMOS SRAM small redundant SRAM blocks SnAg AuSn 381 silicon Cu/PI

Alternate application with 3D SuperChip for high performance MCM



Alternate application with 3D SuperChip for 8-way server

CP.

CPU

CPU

 $50 \times 50 \text{ mm}$

SP D


CPC


S


CPU


I/O controller


CPU
































FIG. 87